Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
gdscheck 0.1.0 documentation
gdscheck 0.1.0 documentation

User guide

  • Getting started
  • Reports and markers
  • Troubleshooting & FAQ

Reference

  • Check reference
    • antenna_ratio
    • coverage
    • exact_width
    • forbidden
    • forbidden_overlap
    • forbidden_unless_labeled
    • gate_connected_min_area
    • gate_length
    • inside_boundary
    • max_area
    • max_density
    • max_dim
    • max_enclosure
    • max_length
    • max_space
    • max_total_area
    • max_width
    • max_windowed_density
    • min_45_width
    • min_area
    • min_array_space
    • min_density
    • min_dim
    • min_enclosed_area
    • min_enclosure
    • min_endcap_enclosure
    • min_extension
    • min_length
    • min_notch
    • min_region_density
    • min_space
    • min_space_bent
    • min_space_prl
    • min_width
    • min_windowed_density
    • must_interact
    • no_angle
    • no_ring
    • nonempty
    • offgrid
    • ring_covers_boundary
    • wide_uncovered
  • Virtual layer operations
  • Supported PDKs
    • IHP SG13G2
    • IHP SG13CMOS5L

PDK authoring

  • PDK authoring guide

Internals

  • Architecture
  • Contributing

About

  • Glossary
  • Changelog
Back to top

Index

C | D | E | F | H | L | M | N | R | S | T | V

C

  • Check
  • Connectivity graph
  • Core

D

  • Deck

E

  • Eager (virtual layer)

F

  • FlatLayout

H

  • Halo

L

  • Layer
  • Lazy (virtual layer)
  • lyrdb

M

  • Marker

N

  • Net-aware check

R

  • Region stitching
  • Rule

S

  • Suite

T

  • Tile

V

  • Virtual layer
Copyright © 2026, aesc silicon
Made with Sphinx and @pradyunsg's Furo